



# PROGRAMMABLE SHUNT REGULATORS

TL431



TO-92 Plastic Package RoHS compliant

TO-92

# FEATURES:

- 1. The output voltage can be adjusted to 36V
- 2. Low dynamic output impedance, it's typical value is  $0.2\Omega$
- 3. Trapping current capability is 1 to 100mA
- 4. Low output noise voltage
- 5. Fast on-state response
- 6. The effective temperature compensation in the working range of full temperature.
- 7. The typical value of the equivalent temperature factor in the whole temperature scope is 50ppm/°C

## **APPLICATIONS:**

- 1. Digital Voltmeters
- 2. Operational Amplifiers
- 3. Power Supplies

### **ABSOLUTE MAXIMUM RATINGS** (Ta = 25 °C Unless otherwise specified)

PARAMETER	SYMBOL	VALUE	UNIT
Cathode Voltage	V <sub>KA</sub>	37	V
Cathode Current Range (Continuous)	I <sub>KA</sub>	-100 to +150	mA
Reference Input Current Range	I <sub>REF</sub>	0.50 to 10	mA
Power Dissipation	P <sub>D</sub>	770	mW
Thermal Resistance from Junction to Ambient	$R_{ extsf{ heta}JA}$	162	°C/W
Operating Temperature Range	T <sub>OPR</sub>	-40 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Operating Junction Temperature	TJ	150	°C





# FLECTRICAL CHARACTERISTICS at (Ta = 25 °C Lipless otherwise specified)

An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company


PARAMETER	SYMBOL	L TEST CONDITIONS		MIN	TYP	MAX	UNIT
Reference Input Voltage (Fig. 1)	$V_{REF}$	V <sub>KA</sub> =V <sub>REF</sub> , I <sub>KA</sub> =10mA		2.47	2.50	2.52	V
Deviation of Reference Input Voltage over Temperature (Note) (Fig. 1)	ΔV <sub>REF</sub> / ΔT	$V_{KA} = V_{REF}, I_{KA} = 10mA$ $T_{min} \le T_a \le T_{max}$			4.7	17	mV
Ratio of change in reference input	$\Delta V_{REF}$ /	$l = 10 m \Lambda$	$\Delta V_{KA}$ = 10V-V <sub>REF</sub>		-1	-2.7	mV/V
voltage to the change in cathode voltage (Fig. 2)	$\Delta V_{\rm Ka}$	I <sub>KA</sub> = 10mA	∆V <sub>KA</sub> = 36V-10V		-0.5	-2	mV/V
Reference Input Current (Fig. 2)	I <sub>REF</sub>	I <sub>KA</sub> = 10mA	, R1=10KΩ, R2=∞,		1.5	4	μA
Deviation of Reference Input Current over Full Temperature Range (Fig. 2)	ΔI <sub>REF</sub> / ΔT	I <sub>KA</sub> = 10mA, R1=10KΩ, R2=∞, T <sub>A</sub> = Full Temperature			0.4	1.2	mA
Minimum Cathode Current for Regulation (Fig. 1)	I <sub>KA (MIN)</sub>	V <sub>KA</sub> =V <sub>REF</sub>			0.4	1	mA
Off Stage Cathode Current (Fig. 3)	I <sub>KA (OFF)</sub>	V <sub>KA</sub> =36V, V <sub>REF</sub> =0			0.05	1	mA
Dynamic Impedance	Z <sub>KA</sub>	$V_{KA} = V_{REF}$ , $I_{KA} = 1$ to 100mA f ≤ 1 KHz			0.15	0.5	Ω


### Note:

1. :  $T_{min} = 0^{\circ}C$ ,  $T_{max} = 70^{\circ}C$ 

# CLASSIFICATION OF VREF

	I LEI	
Rank	0.50%	1.00%
Range	2.483 ~ 2.507	2.470 ~ 2.520








Figure 1. Test Circuit for  $V_{KA} = V_{ref}$ 

Figure 2. Test Circuit for V<sub>KA</sub> > V<sub>ref</sub>

Figure 3. Test Circuit for Ioff






### **Recommended Reflow Solder Profiles**

The recommended reflow solder profiles for Pb and Pb-free devices are shown below.

Figure 1 shows the recommended solder profile for devices that have Pb-free terminal plating, and where a Pb-free solder is used.

Figure 2 shows the recommended solder profile for devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with a leaded solder.






Figure 2

### TIME (SEC)

#### Reflow profiles in tabular form **Profile Feature Sn-Pb System Pb-Free System** ~3°C/second Average Ramp-Up Rate ~3°C/second Preheat - Temperature Range 150-170°C 150-200°C 60-180 seconds 60-180 seconds - Time Time maintained above: 200°C - Temperature 217°C - Time 30-50 seconds 60-150 seconds 235°C 260°C max. Peak Temperature Time within +0 -5°C of actual Peak 10 seconds 40 seconds Ramp-Down Rate 3°C/second max. 6°C/second max.







### **Recommended Wave Solder Profiles**

The Recommended solder Profile For Devices with Pb-free terminal plating where a Pb-free solder is used

O 260 19T WAVE 19T WAVE 19T WAVE 200' C'SEC 200' C'SEC 200' C'SEC 100 5°C'SEC 100 100 TIME (SEC)






#### Wave Profiles in Tabular Form


Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~200°C/second	~200°C/second
Heating rate during preheat	Typical 1-2, Max 4°C/sec	Typical 1-2, Max 4°C/Sec
Final preheat Temperature	Within 125°C of Solder Temp	Within 125°C of Solder Temp
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	10 seconds
Ramp-Down Rate	5°C/second max.	5°C/second max





# **Typical Characteristic curves**













Figure 8. Change in Reference Input Voltage versus Cathode Voltage

 $(\underbrace{Y_{KA}}_{KA} = \underbrace{V_{ref}}_{T_A} = \underbrace{25^{\circ} C}_{V_{KA}}$ 







Figure 7. Reference Input Current versus Ambient Temperature




versus Ambient Temperature

TL431 Rev02\_04102022EJS





# **Typical Characteristic curves**









Figure 12. Open-Loop Voltage Gain versus Frequency








Figure 11. Dynamic Impedance versus Ambient Temperature





Figure 13. Spectral Noise Density




Test circuit for Figure. 14.


TL431 Rev02\_04102022EJS







# TYPICAL APPLICATIONS
















Figure 21. TRIAC Crowbar




TL431 Rev02\_04102022EJS

Figure 16. High Current Shunt Regulator














Figure 22. SRC Crowbar



Rev02\_04102022EJS



# PACKAGE DETAILS



# TO-92 Leaded Plastic Package

DIM	MIN	MAX
Α	4.32	5.33
В	4.45	5.20
С	3.18	4.19
D	0.40	0.55
E	0.30	0.55
F		5°
G	1.14	1.40
Н	1.20	1.40
K	12.7	
L	1.982	2.082
М	1.03	1.20

All dimensions are in mm

# **PIN CONFIGURATION**


- 1. Cathode
- 2. Anode
- 3. Reference



# **Packaging Information**

Package/Case		Std. Packing		Inner Carton		Outer Carton		
Type	Packaging Type	Qty	Qty	Size L x W x H	Gross Weight	Qty	Size L x W x H	Gross Weight
iype		aly	wiy	(cm)	(Kg)	QLY	(cm)	(Kg)
TO-92	Bulk	1,000	5K	19x19x8	1.10	80K	43x40x35	20.0
10-52	T&A	2,000	2K	32x4.5x20	0.70	40K	43x40x35	15.20





### TO-92 Tape and Ammo Packaging

All Dimensions are in mm

# **Tape Specifications**

Item description	Symbol
Body width	A1
Body height	A
Body thickness	Т
Pitch of component <sup>Cr</sup>	Р
Feed hole pitch <sup>\$1</sup>	Po
Feed hole center to	
component centre52	P2
Comp. alignment, Side view <sup>§3</sup>	Dh
Comp. alignment, Front view <sup>53</sup>	Dh1
Tape width <sup>Cr</sup>	W
Hold down tape width <sup>Cr</sup>	Wo
Hole position	W1
Hold-down tape position	W2
Lead wire clinch height	Ho
Component height	H1
Length of snipped leads	L
Feed hole diameter <sup>Cr</sup>	Do
Total tape thickness <sup>§4</sup>	t
Lead-to-lead distance <sup>Cr</sup>	F1, F2
Stand off	H2
Clinch height	H3
Lead parallelismCr	C1-C2
Pull-out force	(p)

T0-92			
Min	Nom	Max	Tol
4.45		5.20	
4.32		5.33	
3.18		4.19	
	12.7		±1.0
	12.7		±0.3
	6.35		±0.4
	0	1.0	
	0	1.3	
	18		±0.5
	6		±0.2
	9		+0.7 -0.5
0.0		0.7	
	16		±0.5
		24.0	
		11.0	
	4		±0.2
		1.2	
2.4		2.7	
0.45		1.45	
		3.0	
		0.22	
6N			

#### Taping Specification

- Maximum alignment deviation between leads not to be greater than 0.20 mm.
- Maximum non-cumulative variation between tape feed holes shall not exceed 1 mm in 20 pitches.
- Hold clown tape not to exceed beyond the edge(s) carrier tape and there shall be no exposure of aclhesive.
- No more than 3 consecutive missing components is permitted.
- A tape trailer, having at least three feed holes is required after the last component.
- Splices shall not interfere with the sprocket feed holes.

- §2 To be measured at bottom of clinch.
- §3 At top of body.
- §4 tl = 0.3 0.6 mm
- Cr Critical Dimension.

All Dimensions are in mm

<sup>§1</sup> Cumulative pitch error 1.0 mm/20 pitch.





# Recommended Product Storage Environment for Discrete Semiconductor Devices

This storage environment assumes that the Diodes and transistors are packed properly inside the original packing supplied by CDIL.

- · Temperature 5 °C to 30 °C
- · Humidity between 40 to 70 %RH
- $\cdot\,$  Air should be clean.
- · Avoid harmful gas or dust.
- · Avoid outdoor exposure or storage in areas subject to rain or water spraying .
- Avoid storage in areas subject to corrosive gas or dust. Product shall not be stored in areas exposed to direct sunlight.
- · Avoid rapid change of temperature.
- · Avoid condensation.
- $\cdot$  Mechanical stress such as vibration and impact shall be avoided.
- · The product shall not be placed directly on the floor.
- The product shall be stored on a plane area. They should not be turned upside down.

They should not be placed against the wall.

### Shelf Life of CDIL Products

The shelf life of products is the period from product manufacture to shipment to customers. The product can be unconditionally shipped within this period. The period is defined as 2 years.

If products are stored longer than the shelf life of 2 years the products shall be subjected to quality check as per CDIL quality procedure.

The products are further warranted for another one year after the date of shipment subject to the above conditions in CDIL original packing.

### Floor Life of CDIL Products and MSL Level

When the products are opened from the original packing, the floor life will start. For this, the following JEDEC table may be referred:

JEDEC MSL Level				
Level	Time	Condition		
1	Unlimited	≤30 °C / 85% RH		
2	1 Year	≤30 °C / 60% RH		
2a	4 Weeks	≤30 °C / 60% RH		
3	168 Hours	≤30 °C / 60% RH		
4	72 Hours	≤30 °C / 60% RH		
5	48 Hours	≤30 °C / 60% RH		
5a	24 Hours	≤30 °C / 60% RH		
6	Time on Label(TOL)	≤30 °C / 60% RH		





# **Customer Notes**

### **Component Disposal Instructions**

- 1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

### Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered trademark of **Continental Device India Pvt. Limited** C-120 Naraina Industrial Area, New Delhi 110 028, India. Telephone +91-11-2579 6150, 4141 1112 Fax +91-11-2579 5290, 4141 1119 email@cdil.com www.cdil.com CIN No. U32109DL1964PTC004291