





EPITAXIAL TRANSISTORS



TO-92

NPN PNP CNL635 CPL636 CNL637 CPL638 CNL639 CPL640

TO-92 Plastic Package RoHS compliant

FEATURE:

1. This product is available in AEC-Q101 Qualified and PPAP Capable also.

Note: For AEC-Q101 qualified products, please use suffix -AQ in the part number while ordering.

APPLICATIONS:

Complementary Silicon Transistors For Switching And Linear Applications DC Amplifier & Driver For Industrial Applications.

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C Unless otherwise specified)

PARAMETER	SYMBOL	CNL635 CPL636	CNL637 CPL638	CNL639 CPL640	UNIT
Collector Emitter Voltage	V_{CEO}	45	60	80	V
Collector Base Voltage	V_{CBO}	45	60	80	V
Emitter Base Voltage	V_{EBO}		5	•	V
Collector Current Continuous	I _C		1		
Collector Current Peak	I _{CM}		1.5		
Base Current Continuous	l _B	100		mA	
Base Current Peak	I _{BM}	200		mA	
Power Dissipation @ Ta=25°C	P _D	0.8		W	
Power Dissipation @ Ta=25°C	P _D ¹	1.0		W	
Power Dissipation @ Tc=25°C	P _D	2.0		W	
Operating And Storage Junction Temperature Range	T_{j},T_{stg}	-55 to +150		°C	

ELECTRICAL CHARACTERISTICS at (Ta = 25 °C Unless otherwise specified)

DADAMETED	SYMBOL	TEST	Part no.	VALUE		LINUT	
PARAMETER	STWIBUL	CONDITIONS	CONDITIONS Part no.		MIN	UNIT	
			CNL635,CPL636	45	-		
Collector Emitter Voltage	V_{CEO}	$I_C=1$ mA, $I_B=0$	CNL637,CPL638	60		V	
			CNL639,CPL640	80			
			CNL635,CPL636	45			
Collector Base Voltage	V_{CBO}	I _C =100m A, I _E =0	CNL637,CPL638	60		V	
			CNL639,CPL640	100			
Emitter Base Voltage	V_{EBO}	I _E =10m A, I _C =0		5		V	







An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company

ELECTRICAL CHARACTERISTICS at (Ta = 25 °C Unless otherwise specified)

PARAMETER		CVMDOL	TEST CONDITIONS	VALUE		LINIT
		SYMBOL	IBOL TEST CONDITIONS		MIN	UNIT
Collector Cut-off Current		$V_{CB} = 30V, I_{E} = 0$			100	nA
Collector Cut-on Curren	ι	I _{CBO}	$V_{CB} = 30V, I_{E} = 0, T_{a} = 125^{\circ}C$		10	μΑ
Base Emitter On Voltage	е	$V_{BE(on)}^{2}$	V_{CE} =2V, I_{C} = 500mA		1	V
Collector Emitter Satura Voltage	tion	V _{CE(sat)} ²	I _C =500mA, I _B =50mA		0.5	V
			V _{CE} =2V, I _C =5mA	25		
DC Current Gain		${\sf h_{FE}}^2$	V _{CE} =2V, I _C =150mA	40 ~ 250		
			V _{CE} =2V, I _C =500mA	25	-	
Input Capacitance NPN		C_{ib}	V _{BE} =0.5V, I _C =0, f=1MHz 50 TY) TYP	pF
	PNP			110 TYP		pF
Output Capacitance NPN		C_ob	V _{CB} =10V, I _C =0, f=1MHz 7 TYP		TYP	pF
		0.0		9 TYP		pF
Transition Frequency NPN PNP		f _T	I _C =50mA, V _{CE} =2V,	20	0 TYP	MHz
		•	f=100MHz	15	0 TYP	MHz

Note:

- 1. Transistors mounted on printed circuit board. Lead Length 4mm, mounting pad for collector lead min
- 2. Pulse Test: Pulse Width ≤ 300ms; Duty Cycle ≤ 2%
- 3. For PNP device voltage and current values will be negative (-).







An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company

Typical Characteristic curves

Fig. 1. Total power dissipation Ptot = f (TA; TC)




Fig. 4. Collector current IC = f (VBE)




Fig.2. Permissible pulse load RthJA = f (tp) VCE = 2 V




Fig. 5. DC current gain hFE = f (IC) VCE = 2 V




Fig.3. Collector cutoff current ICB0 = f (TA) VCB = 30 V





Fig. 6.Transition frequency fT = f (IC) VCE = 10 V, f












PACKAGE DETAILS

TO-92 Leaded Plastic Package



DIM	MIN	MAX
Α	4.32	5.33
В	4.45	5.20
С	3.18	4.19
D	0.40	0.55
E	0.30	0.55
F	5°	
G	1.14	1.40
Н	1.20	1.40
K	12.7	
L	1.982	2.082
М	1.03	1.20

All dimensions are in mm

PIN CONFIGURATION

- 1. Emitter
- 2. Base
- 3. Collector



Packaging Information

Package/Case		Std. Packing		Inner Carton	1		Outer Carton		
Type	Packaging Type	Qty	Qty	Size L x W x H	Gross Weight	Qty	Size L x W x H	Gross Weight	
туре	туре	uty uty	ÿ	(cm)	(Kg)	uty	(cm)	(Kg)	
TO-92	Bulk	1,000	5K	19x19x8	1.10	80K	43x40x35	20.0	
10-32	T&A	2,000	2K	32x4.5x20	0.70	40K	43x40x35	15.20	











TO-92 Tape and Ammo Packaging





All Dimensions are in mm

Tape Specifications

Item description	Symbol
Body width	A1
Body height	A
Body thickness	T
Pitch of component ^{Cr}	P
Feed hole pitch ^{§1}	Po
Feed hole center to	
component centre ⁵²	P2
Comp. alignment, Side view ^{§3}	Dh
Comp. alignment, Front view ⁵³	Dh1
Tape width ^{Cr}	W
Hold down tape width ^{Cr}	Wo
Hole position	W1
Hold-down tape position	W2
Lead wire clinch height	Но
Component height	H1
Length of snipped leads	L
Feed hole diameter ^{Cr}	Do
Total tape thickness§4	t
Lead-to-lead distance ^{Cr}	F1, F2
Stand off	H2
Clinch height	Н3
Lead parallelismCr	C1-C2
Pull-out force	(p)

T0-92			
Min	Nom	Max	Tol
4.45		5.20	
4.32		5.33	
3.18		4.19	
	12.7		±1.0
	12.7		±0.3
	6.35		±0.4
	0	1.0	
	0	1.3	
	18		±0.5
	6		±0.2
	9		+0.7 -0.5
0.0		0.7	
	16		±0.5
		24.0	
		11.0	
	4		±0.2
		1.2	
2.4		2.7	
0.45		1.45	
		3.0	
		0.22	
6N			

Taping Specification

- Maximum alignment deviation between leads not to be greater than 0.20 mm.
- Maximum non-cumulative variation between tape feed holes shall not exceed 1 mm in 20 pitches.
- Hold down tape not to exceed beyond the edge(s) carrier tape and there shall be no exposure of adhesive.
- No more than 3 consecutive missing components is permitted.
- A tape trailer, having at least three feed holes is required after the last component.
- Splices shall not interfere with the sprocket feed holes.
- $\S1$ Cumulative pitch error 1.0 mm/20 pitch.
- §2 To be measured at bottom of clinch.
- §3 At top of body.
- §4 t1 = 0.3 0.6 mm
- Cr Critical Dimension.

All Dimensions are in mm








Recommended Reflow Solder Profiles

The recommended reflow solder profiles for Pb and Pb-free devices are shown below.

Figure 1 shows the recommended solder profile for devices that have Pb-free terminal plating, and where a Pb-free solder is used.

Figure 2 shows the recommended solder profile for devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with a leaded solder.

Figure 1 (°C) Max 260°C - 40 secs. maximum 250 Typical 245°C 3 x reflow 217°C 200°C 200 Pre Heating Zone Temperature 150°C • 150 60-180s 100 60-150s 50 Heating time



Reflow profiles in tabular form

Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~3°C/second	~3°C/second
Preheat – Temperature Range – Time	150-170°C 60-180 seconds	150-200°C 60-180 seconds
Time maintained above: – Temperature – Time	200°C 30-50 seconds	217°C 60-150 seconds
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	40 seconds
Ramp-Down Rate	3°C/second max.	6°C/second max.









An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company

Recommended Wave Solder Profiles

The Recommended solder Profile For Devices with Pb-free terminal plating where a Pb-free solder is used



The Recommended solder Profile For Devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with leaded solder



Wave Profiles in Tabular Form

Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~200°C/second	~200°C/second
Heating rate during preheat	Typical 1-2, Max 4°C/sec	Typical 1-2, Max 4°C/Sec
Final preheat Temperature	Within 125°C of Solder Temp	Within 125°C of Solder Temp
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	10 seconds
Ramp-Down Rate	5°C/second max.	5°C/second max







Recommended Product Storage Environment for Discrete Semiconductor Devices

This storage environment assumes that the Diodes and transistors are packed properly inside the original packing supplied by CDIL.

- Temperature 5 °C to 30 °C
- · Humidity between 40 to 70 %RH
- · Air should be clean.
- · Avoid harmful gas or dust.
- · Avoid outdoor exposure or storage in areas subject to rain or water spraying.
- · Avoid storage in areas subject to corrosive gas or dust. Product shall not be stored in areas exposed to direct sunlight.
- · Avoid rapid change of temperature.
- · Avoid condensation.
- · Mechanical stress such as vibration and impact shall be avoided.
- · The product shall not be placed directly on the floor.
- The product shall be stored on a plane area. They should not be turned upside down. They should not be placed against the wall.

Shelf Life of CDIL Products

The shelf life of products is the period from product manufacture to shipment to customers. The product can be unconditionally shipped within this period. The period is defined as 2 years.

If products are stored longer than the shelf life of 2 years the products shall be subjected to quality check as per CDIL quality procedure.

The products are further warranted for another one year after the date of shipment subject to the above conditions in CDIL original packing.

Floor Life of CDIL Products and MSL Level

When the products are opened from the original packing, the floor life will start.

For this, the following JEDEC table may be referred:

	JEDEC MSL Level				
Level	Time	Condition			
1	Unlimited	≤30 °C / 85% RH			
2	1 Year	≤30 °C / 60% RH			
2a	4 Weeks	≤30 °C / 60% RH			
3	168 Hours	≤30 °C / 60% RH			
4	72 Hours	≤30 °C / 60% RH			
5	48 Hours	≤30 °C / 60% RH			
5a	24 Hours	≤30 °C / 60% RH			
6	Time on Label(TOL)	≤30 °C / 60% RH			







Customer Notes

Component Disposal Instructions

- 1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



Continental Device India Pvt. Limited

C-120 Naraina Industrial Area, New Delhi 110 028, India.

Telephone +91-11-2579 6150, 4141 1112 Fax +91-11-2579 5290, 4141 1119

email@cdil.com www.cdil.com

CIN No. U32109DL1964PTC004291