



PNP SILICON PLANAR EPITAXIAL TRANSISTORS



SOT-23

CMBT2907 CMBT2907A

SOT-23 Surface Mount Plastic Package RoHS compliant

FEATURES:

1. CMBT2907 = 2B

CMBT2907A = 2F

2. This product is available in AEC-Q101 Compliant and PPAP Capable also.

Note: For AEC-Q101 compliant products, please use suffix -AQ in the part number while ordering.

ABSOLUTE MAXIMUM RATINGS ($T_a = 25 °C$)

Parameter	SYMBOL	CMBT2907	CMBT2907A	UNIT
Collector–base voltage (open emitter)	V _{CB0}	60	60	V
Collector–emitter voltage (open base)	V _{CE0}	40	60	V
Emitter–base voltage (open collector)	V _{EB0}		5.0	V
Collector current (d.c.)	Ι _C	600		mA
Power dissipation up to T _{amb} = 25 °C	P _{tot}	250		mW
D.C. current gain (I _C = 500mA; V _{CE} = 10V)	h _{FE}	30	50	
Turn–off switching time (I _{Con} = 150 mA; I _{Bon} = I _{Boff} = 15 mA)	t _{off}		100	ns
Transition frequency at f = 100 MHz (I _C = 50mA; V _{CE} = 20V)	f _T		200	MHz
Storage temperature range	T _{stg}		55 to +150	°C
Junction temperature	T _i		150	°C

Thermal Resistance

From junction to ambient in free air	R _{th j−a}	500	K/W





An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company

Pa	rameter	Symbol	Test Condition	Min	CMBT2907	CMBT2907A	Unit
		I _{CB0}	I _E = 0; V _{CB} = 50V	Max	20	10	nA
Collector cut-off current		I _{CB0}	I _E =0; V _{CB} =50V; T _j = 125°C	Max	20	10	μA
		I _{CEX}	V _{EB} =0,5V; V _{CE} =30V	Max	50		nA
Base current wi emitter junction	th reverse biased	I _{BEX}	V_{EB} =3V; V_{CE} =30V	Max	Max 50		nA
		V _{CEsat}		Max	0.4		V
		V _{BEsat}	I _C =150mA; I _B =15mA	Max	1.3		V
Saturation volta	ges	V _{CEsat}		Max	1.6		V
		V _{BEsat}	I _C =500mA; I _B =50mA	Max			V
Collector–base Open emitter	breakdown voltage	V _{(BR)CBO}	Ι _C =10μΑ; Ι _E =0	Min	(60	V
Collector–emitte Open base	er breakdown voltage	$V_{(BR)CEO}$	I _C =10mA; I _B : 0	Min	40	60	V
Emitter–base breakdown voltage Open collector		$V_{(BR)EBO}$	I _E = 10μΑ; I _C = 0	Min	5.0		V
			I _C = 0,1mA; V _{CE} =10V	Min	35	75	
			I _C = 1mA; V _{CE} =10V	Min	50	100	
D.C. current gai	in	h _{FE}	I _C = 10mA; V _{CE} =10V	Min	75	100	
			I _C =150mA; V _{CE} =10V		100 to 300		
			I _C =500mA; V _{CE} =10V	Min	30	50	
Transition frequency at f = 100 MHz Tamb = 25 °C		f_{T}	I _C = 50mA; V _{CE} =20V	Min	200		MHz
Output capacitance at f =1MHz		C _o	$I_{\rm E} = I_{\rm e} = 0; V_{\rm CB} = 10V$	Max	8.0		pF
Input capacitance at f = 1MHz		C _i	$I_{\rm C} = I_{\rm c} = 0; V_{\rm EB} = 2V$	Max	30		pF
	es (between 10% and	90% leve	ls)				
Turn–on time		t _d	Ι _c = 150mA; Ι _B = 15mA;	Max		10	ns
when switched		t _r	$V_{\rm CC} = 30V$	Max		40	ns
to	Turn on time(td + tr)	t _{on}		Max		45	ns
Turn–off time when switched	Storage time	t _s		Max		80	ns
from to cut–off Fall time		t _f	$I_{\rm C} = 150 {\rm mA}; I_{\rm B} = 15 {\rm mA};$ $V_{\rm eq} = 6 {\rm V}$	Max	:	30	ns

I_{BM}=15mA Note:

with +

1. For PNP device voltage and current values will be negative (-).

t_{off}

Turn-off time (ts + tf)

CMBT2907_A Rev01_11012023E $V_{CC} = 6V$

Max

100

ns






Recommended Reflow Solder Profiles

The recommended reflow solder profiles for Pb and Pb-free devices are shown below.

Figure 1 shows the recommended solder profile for devices that have Pb-free terminal plating, and where a Pb-free solder is used.

Figure 2 shows the recommended solder profile for devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with a leaded solder.






Figure 2

TIME (SEC)

Reflow profiles in tabular form

Profile Feature	Sn-Pb System	Pb-Free System	
Average Ramp-Up Rate	~3°C/second	~3°C/second	
Preheat – Temperature Range – Time	150-170°C 60-180 seconds	150-200°C 60-180 seconds	
Time maintained above: – Temperature – Time	200°C 30-50 seconds	217°C 60-150 seconds	
Peak Temperature	235°C	260°C max.	
Time within +0 -5°C of actual Peak	10 seconds	40 seconds	
Ramp-Down Rate	3°C/second max.	6°C/second max.	






Recommended Wave Solder Profiles

The Recommended solder Profile For Devices with Pb-free terminal plating where a Pb-free solder is used

O 250 BUDEN SIGE 100 25 100 100 100 100 100 TIME (SEC)

The Recommended solder Profile For Devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with leaded solder




Wave Profiles in Tabular Form


Profile Feature	Sn-Pb System	Pb-Free System		
Average Ramp-Up Rate	~200°C/second	~200°C/second		
Heating rate during preheat	Typical 1-2, Max 4°C/sec	Typical 1-2, Max 4°C/Sec		
Final preheat Temperature	Within 125°C of Solder Temp	Within 125°C of Solder Temp		
Peak Temperature	235°C	260°C max.		
Time within +0 -5°C of actual Peak	10 seconds	10 seconds		
Ramp-Down Rate	5°C/second max.	5°C/second max		





Typical Characteristic Curves












Typical Characteristic Curves






PACKAGE DETAILS





Pin Configuration


- 1. BASE
- 2. EMITTER
- 3. COLLECTOR







Reel specifications for Packing (13"/7" reels)



Size of Tape	8mm	8mm
Size of reel	330mm (13")	180mm (7")
No. of Device	10,000 Pcs	3,000 Pcs

NOTES:


- 1. The bandoier of 330mm reel contains at least 10,000 device.
- 2. The bandoier of 180mm reel contains at least 3,000 device.

3. No more than 0.5% missing device/reel 50 empty compartments for 330mm reel. 15 empty compartments for 180mm reel.

4. Three consecutive empty places might be found provided this gap is followed by 6 consecutive devices.

5. The carrier tape (leader) starts with at least 75 empty positions (equivalent to 330 mm). In order to fix the carrier tape a self adhesive tape of 20 to 50 mm is applied. At the end of the bandolier at least 40 empty positions (equivalent to 160 mm) are there.

Tape Specification for SOT-23 Surface Mount Device



Packing Detail

PACKAGE	STANDARD PACK		INNER CARTON BOX		OUTER CARTON BOX		
	Details	Net Weight/Qty	Size	Qty	Size	Qty	Gr Wt
SOT-23 T&R	3K/reel 10K/reel		3" x 7.5" x 7.5" 9" x 9" x 9" 13" x 13" x 0.5"		17" x 15" x 13.5" 19" x 19" x 19" 17" x 15" x 13.5"	192.0K 408.0K 300.0K	12 kgs 28 kgs 16 kgs





Recommended Product Storage Environment for Discrete Semiconductor Devices

This storage environment assumes that the Diodes and transistors are packed properly inside the original packing supplied by CDIL.

- · Temperature 5 °C to 30 °C
- · Humidity between 40 to 70 %RH
- · Air should be clean.
- · Avoid harmful gas or dust.
- $\cdot\,$ Avoid outdoor exposure or storage in areas subject to rain or water spraying .
- · Avoid storage in areas subject to corrosive gas or dust. Product shall not be stored in areas exposed to direct sunlight.
- · Avoid rapid change of temperature.
- · Avoid condensation.
- · Mechanical stress such as vibration and impact shall be avoided.
- $\cdot\,$ The product shall not be placed directly on the floor.
- The product shall be stored on a plane area. They should not be turned upside down. They should not be placed against the wall.

Shelf Life of CDIL Products

The shelf life of products is the period from product manufacture to shipment to customers. The product can be unconditionally shipped within this period. The period is defined as 2 years.

If products are stored longer than the shelf life of 2 years the products shall be subjected to quality check as per CDIL quality procedure.

The products are further warranted for another one year after the date of shipment subject to the above conditions in CDIL original packing.

Floor Life of CDIL Products and MSL Level

When the products are opened from the original packing, the floor life will start.

For this, the following JEDEC table may be referred:

JEDEC MSL Level					
Level	Time	Condition			
1	Unlimited	≤30 °C / 85% RH			
2	1 Year	≤30 °C / 60% RH			
2a	4 Weeks	≤30 °C / 60% RH			
3	168 Hours	≤30 °C / 60% RH			
4	72 Hours	≤30 °C / 60% RH			
5	48 Hours	≤30 °C / 60% RH			
5a	24 Hours	≤30 °C / 60% RH			
6	Time on Label(TOL)	≤30 °C / 60% RH			





Customer Notes

Component Disposal Instructions

- 1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered trademark of **Continental Device India Pvt. Limited** C-120 Naraina Industrial Area, New Delhi 110 028, India. Telephone +91-11-2579 6150, 4141 1112 Fax +91-11-2579 5290, 4141 1119 email@cdil.com www.cdil.com CIN No. U32109DL1964PTC004291