



12A TRIACs



BTA12-600/800/1200 (Ins) BTB12-600/800/1200 (Non-Ins)

TO-220 Leaded Plastic Package RoHS compliant

TO-220

FEATURES:

- 1. High ability to withstand the shock loading of large current
- 2. Provide high dv/dt rate with strong resistance to electromagnetic interface
- 3. High commutation performances

APPLICATIONS: 3 quadrants products especially recommended for use on inductive load

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C Unless otherwise specified)

	PARAMETER	SYMBOL	VALUE	UNIT
Storage junction te	emperature range	T _{stg}	-40 to +150	°C
Operating junction	temperature range	Tj	-40 to +125	°C
Repetitive peak off	f-state voltage (T _j =25°C)	V _{DRM}	600/800/1200	V
Repetitive peak re	verse voltage (T _j =25°C)	V _{RRM}	600/800/1200	V
Non repetitive surg	ge peak Off-state voltage	V _{DSM}	V _{DRM} +100	V
Non repetitive pea	k reverse voltage	V _{RSM}	V _{RRM} +100	V
	TO-220 (Ins) (T _C =90°C)		40	
	TO-220 (Non-Ins)(T _C =105°C)	I _{T(RMS)}	12	A
Non repetitive surge peak on-state current (full cycle, F=50Hz)		I _{TSM}	120	А
I ² t value for fusing	(tp=10ms)	l ² t	l ² t 72	
Critical rate of rise	of on-state current ($I_G = 2 \times I_{GT}$)	dl/dt	dl/dt 50	
Peak gate current		I _{GM}	I _{GM} 4	
Average gate powe	er dissipation	P _{G(AV)}	1	W
Peak gate power		P _{GM}	5	W

THERMAL RESISTANCES

PARAM	ETER	SYMBOL	VALUE (MAX)	UNIT	
Max Thermal Resistance TO-220 (Ins)		P	2.3	°C/W	
Junction to case(AC)	TO-220 (Non-Ins)	ĸ _{th(j-c)}	1.4	C/VV	





ELECTRICAL CHARACTERISTICS at (Ta = 25 °C Unless otherwise specified) **3 Quadrants**

PARAMETER	SYMBOL	QUADRANT	TEST CONDITION	VALUE				UNIT
PARAMETER	STMBUL	QUADRANI	TEST CONDITION	BW	CW	SW	TW	UNIT
Gate Trigger Current	I _{GT}	- -	V _D =12V R _I =33Ω	<50	<35	<10	<5	mA
Gate Trigger Voltage	V_{GT}	- -	VD = 12 V IXL = 3332		<1.3			V
Off-State Gate Voltage	V_{GD}	- -	$V_D = V_{DRM} T_j = 125^{\circ}C$ $R_L = 3.3K\Omega$		>	0.2		V
Latching Current	١ _L	- 	I _G =1.2I _{GT}	<70 <80	<50 <60	<25 <30	<10 <15	mA
Holding Current	I _H		I _T =100mA	<60	<40	<15	<10	mA
Critical Rate of Rise of Off-State Voltage	dV/dt		V _D =2/3V _{DRM} Gate Open T _j =125°C	>1000	>500	>40	>20	V/µs
	(dV/dt)c		Without snubber T _j =125°C	>12	>6.5	>5.0	>3.5	V/µs
4 Quadrant								
PARAMETER	SYMBOL	QUADRANT	TEST CONDITION			LUE		UNIT
				-	3	(_
Gate Trigger Current	I _{GT}	- - V	V _D =12V R _I =33Ω	<50 / Ri =330 <70			25 50	mA
Gate Trigger Voltage	V _{GT}	ALL		<		:1.3		V
Off-State Gate Voltage	V_{GD}	ALL	$V_D = V_{DRM} T_j = 125^{\circ}C$ $R_L = 3.3K\Omega$ >0.2		0.2		V	
Latching Current	١L	- - V 	I _G =1.2I _{GT}		50 00		40 30	mA
Holding Current	Ι _Η		I _T =100mA	</td <td>50</td> <td><'</td> <td>25</td> <td>mA</td>	50	<'	25	mA
Critical Rate of Rise of Off-State Voltage	dV/dt		V _D =2/3V _{DRM} Gate Open T _j =125°C	>4	00	>2	00	V/µs

STATIC CHARACTERISTICS

PARAMETER		SYMBOL	TEST CONDITION	VALUE	UNIT
On-State Voltage	T _j =25°C	V _{TM}	I _{TM} =17A t _p =380μs	1.55	V
Off-State	T _j =25°C	I _{DRM}	V _D =V _{DRM} , V _R =V _{RRM}	5	μA
Leakage Current	T _j =125°C	I I _{RRM}	$\mathbf{v}_{\mathrm{D}} = \mathbf{v}_{\mathrm{DRM}}, \mathbf{v}_{\mathrm{R}} = \mathbf{v}_{\mathrm{RRM}}$	1	mA






ORDERING INFORMATION


	BTA12	2-XY
	BTB12	2-XY
Where	X = 600: VDRM/VRRM ≥ 600	Y = BW: I _{GT1-3} ≤ 50mA
	= 800: VDRM/VRRM ≥ 800	= CW: I _{GT1-3} ≤ 35mA
	= 1200: VDRM/VRRM ≥ 1200	= SW: I _{GT1-3} ≤ 10mA
		= TW: I _{GT1-3} ≤ 5mA
		= B: I _{GT1-3} ≤50mA I _{GT4} ≤70mA
		= C: I _{GT1-3} ≤25mA I _{GT4} ≤50mA





Voltage Current Characteristic of Triacs (Bidirectional Device)





Quadrant Definitions for a Triac

All polarities are referenced to MT1.


With in-phase signals (using standard AC lines) quadrants I and III are used.





TEST CIRCUIT AND DIAGRAMS

Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)c



Note: Component values are for verification of rated (di/dt)c. See AN1048 for additional information.





TYPICAL CHARACTERISTICS CURVES

Fig 1: Maximum Power Dissipation Versus




Fig 3: Surge Peak On-State Current Versus Number of Cycles






Fig 5: Non-repetitive surge peak on-state current for a sinusoidal with width tp<20ms, and corresponding value of l^2t (dl/dt<50A/µs)



BTA12/BTB12_ Rev02 01102020EBJ

Fig 2: RMS On-State Current Versus Case Temperature







Fig 6: Relative variation of gate trigger current, holding current and latching current versus junction temperature









PACKAGE DETAILS

TO-220 (Non) PACKAGE OUTLINE AND DIMENSIONS



			Dimensions						
Ref.		Millimeters			Inches				
		Min.	Тур.	Max.	Min.	Тур.	Max.		
А		4.40		4.60	0.173		0.181		
В		0.61		0.88	0.024		0.035		
С		0.46		0.70	0.018		0.028		
C2		1.21		1.32	0.048		0.052		
C3		2.40		2.72	0.094		0.107		
D		8.60		9.70	0.339		0.382		
E		9.80		10.4	0.386		0.409		
F		6.55		6.95	0.258		0.274		
G			2.54			0.1			
Н		28.0		29.8	1.102		1.173		
L1			3.75			0.148			
L2		1.14		1.70	0.045		0.067		
L3		2.65		2.95	0.104		0.116		
V1			45°			45°			

TO-220 (Non-Ins) PACKAGE OUTLINE AND DIMENSIONS



Ī	Dimensions								
Ref.		Milli	Inches						
		Min.	Тур.	Max.	Min.	Тур.	Max.		
	А	4.40		4.60	0.173		0.181		
	В	0.61		0.88	0.024		0.035		
	С	0.46		0.70	0.018		0.028		
	C2	1.21		1.32	0.048		0.052		
<u>L_</u>	C3	2.40		2.72	0.094		0.107		
走	D	8.60		9.70	0.339		0.382		
2	E	9.60		10.4	0.378		0.409		
	F	6.20		6.60	0.244		0.260		
3	G		2.54			0.1			
	Н	28.0		29.8	1.102		1.173		
	L1		3.75			0.148			
	L2	1.14		1.70	0.045		0.067		
	L3	2.65		2.95	0.104		0.116		
20	V1		45°			45°			

BTA12/BTB12_ Rev02 01102020EBJ





Recommended Product Storage Environment for Discrete Semiconductor Devices

This storage environment assumes that the Diodes and transistors are packed properly inside the original packing supplied by CDIL.

- · Temperature 5 °C to 30 °C
- · Humidity between 40 to 70 %RH
- · Air should be clean.
- · Avoid harmful gas or dust.
- \cdot Avoid outdoor exposure or storage in areas subject to rain or water spraying .
- · Avoid storage in areas subject to corrosive gas or dust. Product shall not be stored in areas exposed to direct sunlight.
- · Avoid rapid change of temperature.
- · Avoid condensation.
- $\cdot\,$ Mechanical stress such as vibration and impact shall be avoided.
- · The product shall not be placed directly on the floor.
- The product shall be stored on a plane area. They should not be turned upside down. They should not be placed against the wall.

Shelf Life of CDIL Products

The shelf life of products is the period from product manufacture to shipment to customers. The product can be unconditionally shipped within this period. The period is defined as 2 years.

If products are stored longer than the shelf life of 2 years the products shall be subjected to quality check as per CDIL quality procedure.

The products are further warranted for another one year after the date of shipment subject to the above conditions in CDIL original packing.

Floor Life of CDIL Products and MSL Level

When the products are opened from the original packing, the floor life will start. For this, the following JEDEC table may be referred:

JEDEC MSL Level					
Level	Time	Condition			
1	Unlimited	≤30 °C / 85% RH			
2	1 Year	≤30 °C / 60% RH			
2a	4 Weeks	≤30 °C / 60% RH			
3	168 Hours	≤30 °C / 60% RH			
4	72 Hours	≤30 °C / 60% RH			
5	48 Hours	≤30 °C / 60% RH			
5a	24 Hours	≤30 °C / 60% RH			
6	Time on Label(TOL)	≤30 °C / 60% RH			





Customer Notes

Component Disposal Instructions

- 1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered trademark of **Continental Device India Pvt. Limited** C-120 Naraina Industrial Area, New Delhi 110 028, India. Telephone +91-11-2579 6150, 4141 1112 Fax +91-11-2579 5290, 4141 1119 email@cdil.com www.cdil.com CIN No. U32109DL1964PTC004291

BTA12/BTB12_ Rev02 01102020EBJ

Continental Device India Pvt. Limited