

An IATF 16949, ISO9001 and ISO 14001 Certified Company





4Q TRIAC BT134-600E/D



TO-126 Leaded Plastic Package RoHS compliant

TO-126

FEATURE:

1. This product is available in AEC-Q101 Compliant and PPAP Capable also.

Note: For AEC-Q101 compliant products, please use suffix -AQ in the part number while ordering.

APLLICATION:

- 1. General purpose low power motor control
- 2. Home appliances
- 3. Industrial process control

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	VALUE	UNIT
Peak Repetitive Off-State Voltage	V_{DRM}, V_{RRM}		600	V
On-State RMS Current	I _T (RMS)	TL≤66°C	4	Α
NON Repetitive Surge peak On-state current	I _{TSM}	Tp=20ms, Tj=25°C	25	Α
Critical rate of rise On-State current	$dI/dt(Q_{1-3})$	I_{TM} =20A, T_{G} =0.2A	50	A/µs
Peak gate Current	I _{GM}		2	Α
Average gate power dissipation	P _G (AV)		0.5	W
Storage Temperature range	T_{stg}		-40 to +150	°C
Operating Junction Temperature Range	T _i		125	°C


ELECTRICAL CHARACTERISTICS at (Ta = 25 °C Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	VALUE		UNIT
PARAMETER	STWIBUL	1EST CONDITION	Е	D	
	I _{GT}	T2+G+ V_D =12V, $I_{T=}$ 0.1A	≤10	≤5	mA
Gate Trigger Current		T2+G- V_D =12V, $I_{T=}$ 0.1A	≤10	≤5	mA
		T2+G- V_D =12V, I_T =0.1A	≤10	≤5	mA
		T2+G+ V_D =12V, I_T =0.1A	≤25	≤10	mA
Gate Trigger voltage	V_{GT}	$V_D = 12V, I_T = 0.1A$	≤1.5		V
Hold Current	I _H	$V_D = 12V, I_T = 0.1A$	≤30		mA
Critical rate of rise off-state Voltage	dv/dt	V_D =67% V_{DRM}	≤50		V/µs
On-State Voltage	V_{TM}	I _T =5A	≤1.7		V
Off-State leakage Current	I _{DMS}	$V_D = V_{DRM}$; $T_J = 125$ °C	V _D =V _{DRM} ; T _J =125°C ≤5		mA
Thermal resistance	Rth(j-a)		6	0	°C/W
Thermal resistance	Rth(j-c)		≤3	3.7	C/VV

BT134

Rev04 23062022E










Recommended Reflow Solder Profiles

The recommended reflow solder profiles for Pb and Pb-free devices are shown below.

Figure 1 shows the recommended solder profile for devices that have Pb-free terminal plating, and where a Pb-free solder is used.


Figure 2 shows the recommended solder profile for devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with a leaded solder.



Reflow profiles in tabular form

Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~3°C/second	~3°C/second
Preheat – Temperature Range – Time	150-170°C 60-180 seconds	150-200°C 60-180 seconds
Time maintained above: – Temperature – Tim	200°C 30-50 seconds	217°C 60-150 seconds
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	40 seconds
Ramp-Down Rate	3°C/second max.	6°C/second max











Recommended Wave Solder Profiles

The Recommended solder Profile For Devices with Pbfree terminal plating where a Pb-free solder is used The Recommended solder Profile For Devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with leaded solder






Wave Profiles in Tabular Form

Profile Feature	Sn-Pb System	Pb-free System
Average Ramp-Up Rate	~200°C/second	~200°C/second
Heating rate during preheat	Typical 1-2, Max 4°C/sec	Typical 1-2, Max 4°C/Sec
Final preheat Temperature	Within 125°C of Solder Temp	Within 125°C of Solder Temp
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	10 seconds
Ramp-Down Rate	5°C/second max.	5°C/second max.









TYPICAL CHARACTERISTICS CURVES

Fig 1 RMS on-state current as a function of mounting base temperature; maximum values




Fig 2: RMS on-state current as a function of surge duration; maximum values






Fig 3: Total power dissipation as a function of RMS on-state current; maximum values



α = conduction angle

 $a = form factor = I_{T(RMS)} / I_{T(AV)}$









TYPICAL CHARACTERISTICS CURVES

Fig 4: Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values






Fig 5: Non-repetitive peak on-state current as a function of pulse width; maximum values



 $t_p \le 20 \text{ ms}$

- (1) dl_T/dt limit
- (2) T2- G+ quadrant limit









TYPICAL CHARACTERISTICS CURVES

Fig 6 :Transient thermal impedance from junction to mounting base as a function of pulse width






Fig 7: Normalized gate trigger current as a function of junction temperature

Fig 8: Normalized latching current as a function of junction temperature





- (1) T2- G+
- (2) T2- G-
- (3) T2+ G-
- (4) T2+ G+



An IATF 16949, ISO9001 and ISO 14001 Certified Company





TYPICAL CHARACTERISTICS CURVES

Fig 9: Normalized holding current as a function of junction temperature





Fig 10: On-state current as a function of on-state voltage



 $V_0 = 1.27 \text{ V}$


 $R_s = 0.091 \Omega$

(1) T_j = 125 °C; typical values

(2) T_i = 125 °C; maximum values

(3) T_i = 25 °C; maximum values

Fig 11: Normalized gate trigger voltage as a function of junction temperature






An IATF 16949, ISO9001 and ISO 14001 Certified Company





Package details


TO-126 Plastic Package




DIM	MIN.	TYP.	MAX.
Α	2.3		2.8
В	1.0		1.2
B1	0.8		1.0
b	0.65	-	0.88
С	0.45		0.60
D	10.5		11.1
Е	7.2		7.8
е	1	2.29	1
L	15.3		16.5
L1			2.54
ØP	3.0		3.2
ØP1	-	5.0	-
Q	3.6		4.4
Q1	0.9		1.5
R		0.5	
All dimensions are in mm			

PIN CONFIGURATION

- 1. MAIN TERMINAL T1
- 2. MAIN TERMINEL T2
- 3. GATE G











Recommended Product Storage Environment for Discrete Semiconductor Devices

This storage environment assumes that the Diodes and transistors are packed properly inside the original packing supplied by CDIL.

- Temperature 5 °C to 30 °C
- · Humidity between 40 to 70 %RH
- · Air should be clean.
- · Avoid harmful gas or dust.
- · Avoid outdoor exposure or storage in areas subject to rain or water spraying.
- · Avoid storage in areas subject to corrosive gas or dust. Product shall not be stored in areas exposed to direct sunlight.
- · Avoid rapid change of temperature.
- · Avoid condensation.
- · Mechanical stress such as vibration and impact shall be avoided.
- · The product shall not be placed directly on the floor.
- The product shall be stored on a plane area. They should not be turned upside down. They should not be placed against the wall.

Shelf Life of CDIL Products

The shelf life of products is the period from product manufacture to shipment to customers. The product can be unconditionally shipped within this period. The period is defined as 2 years.

If products are stored longer than the shelf life of 2 years the products shall be subjected to quality check as per CDIL quality procedure.

The products are further warranted for another one year after the date of shipment subject to the above conditions in CDIL original packing.

Floor Life of CDIL Products and MSL Level

When the products are opened from the original packing, the floor life will start.

For this, the following JEDEC table may be referred:

JEDEC MSL Level			
Level	Time	Condition	
1	Unlimited	≤30 °C / 85% RH	
2	1 Year	≤30 °C / 60% RH	
2a	4 Weeks	≤30 °C / 60% RH	
3	168 Hours	≤30 °C / 60% RH	
4	72 Hours	≤30 °C / 60% RH	
5	48 Hours	≤30 °C / 60% RH	
5a	24 Hours	≤30 °C / 60% RH	
6	Time on Label(TOL)	≤30 °C / 60% RH	



An IATF 16949, ISO9001 and ISO 14001 Certified Company





Customer Notes

Component Disposal Instructions

- 1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered trademark of

Continental Device India Pvt. Limited