





1Amp TRIACs

BT131-600 BT131-800





TO-92 Leaded Package RoHS compliant

TO-92

DESCRIPTION:

With low holding and latching current, BT131 Series TRIACs are especially recommended for use on middle and small resistance type power load.

MAIN FEATURES:

SYMBOL	VALUE	UNIT
I _{T(RMS)}	1	Α
V_{DRM}/V_{RRM}	600/800	V
V _{TM}	≤1.5	٧

APPLICATIONS:

- 1. General Purpose Bidirectional Switching and Phase Control Applications
- 2. These Devices are intended to be interfaced directly to Microcontrollers, Logic Integrated Circuits and other Low Power Gate Trigger Circuits

ABSOLUTE MAXIMUM RATINGS $(T_a = 25 \degree)$

PARAMETER	SYMBOL	VALUE	UNITS
Repetitive Peak Off-State Voltage	V_{DRM}	600/800	V
Repetitive peak reverse voltage	V_{RRM}	600/800	V
RMS On-State Current (Full Sine Wave, T _{lead} < 51°C)	I _{T(RMS)}	1.0	А
Non-Repetitive Peak On-State Current (full cycle, F=50Hz)	I _{TSM}	16	А
I ² t value for fusing (t _p =10ms)	l ² t	1.28	A ² s
Critical rate of rise of on-state current (IG=2×IGT) IV	d _ı /dt	50 10	— A/μs
Peak Gate Current	I _{GM}	2	А
Peak Gate Power	P _{GM}	5	W
Average gate power dissipation	$P_{G(AV)}$	0.5	W
Operating Junction Temperature	T _J	-40~125	°C
Storage Temperature	T _{STG}	-40 ~ 150	°C
THERMAL CHARACTERISTICS			
Thermal Resistance, Junction to Lead	$R_{th(j-c)}$	60	°C/W

BT131-600/800

Rev04_10032024JS



Continental Device India Pvt. Limited





An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company

ELECTRICAL CHARACTERISTICS at T_a = 25 °C

PARAMETER	SYMBOL TEST CONDITION QUADRAN		QUADRANT		VALU	E	UNITS	
PARAMETER	STWIBUL	TEST CONDITION	QUADRANT		T	D	UNITS	
Gate Trigger Current		$V_{D} = 12V, R_{I} = 33\Omega$	I-II-III	MAX	3	5	mA	
Gate Higger Current	I _{GT}	V _D -12V,I\3322	IV	IVIAA	5	10	ША	
Latching Current	_	1 -1 21	I _G =1.2I _{GT}	I-III-IV	MAX	5	5	mA
Latering Current	'L	I _G =1.2I _{GT}	II	IVIAA	10	20	ША	
Non-triggering gate voltage	V_{GD}	$V_D = V_{DRM}$	I-II-III-IV	MIN	C).2	V	
Gate Trigger Voltage	V_{GT}	$V_D=12V,R_L=33\Omega$	I-II-III-IV	MAX	1	1.3	V	
Holding Current	Ін	I _T =100m	A	MAX	5	7	mA	
Critical rate of rise of commutating off-	dV/dt	$V_D = 0.66 \times V_{DRM}$,	MIN	20	50	V/µs	
state voltage	,	Gate ope	en		_			

STATIC CHARACTERISTICS

PARAMETER	SYMBOL	TEST COND	ITION		VALUE	UNITS
Peak on-state voltage drop	V_{TM}	I_{TM} =1.4A t_p =380 μ s	T _j =25°C	MAX	1.5	V
Gate Controlled Turn-on Time	1 1	\/ -\/	T _j =25°C	MAX	5	μΑ
Gate Controlled Fuffi-Off Fiffie	DRM RRM	$V_{DRM} = V_{RRM}$	T _j =125°C	IVIAA	0.5	mA



Continental Device India Pvt. Limited







Typical Characteristic Curves

FIG.1: Maximum power dissipation vs. RMS onstate current




FIG.2: RMS on-state current versus case temperature




FIG.3: Surge peak on-state current versus number of cycles




FIG.4:On-state characteristics (maximum values)




FIG.5: Non-repetitive surge peak on-state current for a sinusoidal pulse with width tp<20ms, and corresponding value of I2 t (dl/dt < 50A/µs)





FIG.6: Relative variations of gate trigger current, holding current and latching current versus junction temperature



BT131-600/800 Rev04_10032024JS



Continental Device India Pvt. Limited








Package Details

TO-92 Leaded Package





DIM	MIN	MAX	
Α	4,32	5,33	
В	4,45	5,20	
С	3,18	4,19	
D	0,41	0,55	
Ε	0,35	0,50	
F	5 DEG		
G	1,14	1,40	
Н	1,20	1,40	
K	12,70	_	
L	1.982	2.082	
М	1,03	1,20	

ALL DIMENSIONS IN MM

Pin Configuration

- 1. MT1
- 2. GATE
- 3. MT2













Recommended Reflow Solder Profiles

The recommended reflow solder profiles for Pb and Pb-free devices are shown below.

Figure 1 shows the recommended solder profile for devices that have Pb-free terminal plating, and where a Pb-free solder is used.

Figure 2 shows the recommended solder profile for devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with a leaded solder.





Reflow profiles in tabular form

Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~3°C/second	~3°C/second
Preheat – Temperature Range – Time	150-170°C 60-180 seconds	150-200°C 60-180 seconds
Time maintained above: – Temperature – Time	200°C 30-50 seconds	217°C 60-150 seconds
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	40 seconds
Ramp-Down Rate	3°C/second max.	6°C/second max.









Recommended Wave Solder Profiles

The Recommended solder Profile For Devices with Pb-free terminal plating where a Pb-free solder is used

The Recommended solder Profile For Devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with leaded solder





Wave Profiles in Tabular Form			
Profile Feature	Sn-Pb System	Pb-free System	
Average Ramp-Up Rate	~200°C/second	~200°C/second	
Heating rate during preheat	Typical 1-2, Max 4°C/sec	Typical 1-2, Max 4°C/Sec	
Final preheat Temperature	Within 125°C of Solder Temp	Within 125°C of Solder Temp	
Peak Temperature	235°C	260°C max.	
Time within +0 -5°C of actual Peak	10 seconds	10 seconds	
Ramp-Down Rate	5°C/second max.	5°C/second max.	







Recommended Product Storage Environment for Discrete Semiconductor Devices

This storage environment assumes that the Diodes and transistors are packed properly inside the original packing supplied by CDIL.

- · Temperature 5 °C to 30 °C
- · Humidity between 40 to 70 %RH
- · Air should be clean.
- · Avoid harmful gas or dust.
- · Avoid outdoor exposure or storage in areas subject to rain or water spraying .
- · Avoid storage in areas subject to corrosive gas or dust. Product shall not be stored in areas exposed to direct sunlight.
- · Avoid rapid change of temperature.
- · Avoid condensation.
- · Mechanical stress such as vibration and impact shall be avoided.
- · The product shall not be placed directly on the floor.
- The product shall be stored on a plane area. They should not be turned upside down. They should not be placed against the wall.

Shelf Life of CDIL Products

The shelf life of products is the period from product manufacture to shipment to customers. The product can be unconditionally shipped within this period. The period is defined as 2 years.

If products are stored longer than the shelf life of 2 years the products shall be subjected to quality check as per CDIL quality procedure.

The products are further warranted for another one year after the date of shipment subject to the above conditions in CDIL original packing.

Floor Life of CDIL Products and MSL Level

When the products are opened from the original packing, the floor life will start.

For this, the following JEDEC table may be referred:

JEDEC MSL Level			
Level	Time	Condition	
1	Unlimited	≤30 °C / 85% RH	
2	1 Year	≤30 °C / 60% RH	
2a	4 Weeks	≤30 °C / 60% RH	
3	168 Hours	≤30 °C / 60% RH	
4	72 Hours	≤30 °C / 60% RH	
5	48 Hours	≤30 °C / 60% RH	
5a	24 Hours	≤30 °C / 60% RH	
6	Time on Label(TOL)	≤30 °C / 60% RH	







Customer Notes

Component Disposal Instructions

- 1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered trademark of

Continental Device India Pvt. Limited

C-120 Naraina Industrial Area, New Delhi 110 028, India.

Telephone +91-11-2579 6150, 4141 1112 Fax +91-11-2579 5290, 4141 1119

email@cdil.com www.cdil.com

CIN No. U32109DL1964PTC004291